



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 9432

SERIAL NUMBER 10/728,036	FILING DATE 12/03/2003  RULE	CLASS 716	GROUP ART UNIT 2825	ATTORNEY DOCKET NO. 03-1978 81641
-----------------------------	---------------------------------------	--------------	------------------------	--------------------------------------

## APPLICANTS

Cam L. Lu, Milpitas, CA;

 Robert B. Benware, Ft. Collins, CO;  
 Thai M. Nguyen, San Jose, CA;

 \*\* CONTINUING DATA N VS \*\*\*\*\*

 \*\* FOREIGN APPLICATIONS N VS \*\*\*\*\*

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

\*\* 03/04/2004

Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no	STATE OR COUNTRY CA	SHEETS DRAWING 8	TOTAL CLAIMS 16	INDEPENDENT CLAIMS 2
35 USC 119 (a-d) conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no Verified and Acknowledged <u>Examiner's Signature</u> <u>VS</u> Initials				

## ADDRESS

 Leo J. Peters  
 LSI Logic Corporation  
 1551 McCarthy Blvd., MS D-106  
 Milpitas, CA  
 95035

## TITLE

Method of generating an efficient stuck-at fault and transition delay fault truncated scan test pattern for an integrated circuit design

FILING FEE  RECEIVED 770	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:	<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees ( Filing ) <input type="checkbox"/> 1.17 Fees ( Processing Ext. of time ) <input type="checkbox"/> 1.18 Fees ( Issue ) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit
-----------------------------------	---	---